View 74LVTH16652_19861.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

74LVTH16652 Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs
January 2000 Revised January 2000
74LVTH16652 Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs
General Description
The LVTH16652 consists of sixteen bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function (see Functional Description). The LVTH16652 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. The transceivers are designed for low-voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH16652 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.
Features
s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus loading s Outputs source/sink -32 mA/+64 mA s Functionally compatible with the 74 series 16652 s Latch-up performance exceeds 500 mA
Ordering Code:
Order Number 74LVTH16652MEA 74LVTH16652MTD Package Number MS56A MTD56 Package Description 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
(c) 2000 Fairchild Semiconductor Corporation
DS012024
www.fairchildsemi.com
74LVTH16652
Connection Diagram
Pin Descriptions
Pin Names A0-A15 Description Data Register A Inputs/ 3-STATE Outputs B0-B15 Data Register B Inputs/ 3-STATE Outputs CPABn, CPBAn SABn, SBAn OEABn, OEBAn Clock Pulse Inputs Select Inputs Output Enable Inputs
Truth Table (Note 1)
Inputs OEAB1 OEBA1 CPAB1 CPBA1 SAB1 L L X H L L L L H H H H H H H X L L L H H L H or L SBA1 X X X X X X L H X X H Output Output Input Output Input Input Inputs/Outputs A0 thru A7 Input B0 thru B7 Input Isolation Store A and B Data Not Specified Store A, Hold B Output Store A in Both Registers Hold A, Store B Store B in Both Registers Real-Time B Data to A Bus Store B Data to A Bus Real-Time A Data to B Bus Stored A Data to B Bus Stored A Data to B Bus and Stored B Data to A Bus
= LOW-to-HIGH Clock Transition
Operating Mode

X X X
H or L
X X X X X X X X L H H
H or L
H or L

X X X
Not Specified Input Output Output Input Input
H or L
H or L H or L
H or L
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs. This also applies to data I/O (A and B: 8-15) and #2 control pins
www.fairchildsemi.com
2
74LVTH16652
Logic Diagrams
Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3
www.fairchildsemi.com
74LVTH16652
Functional Description
In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SABn, SBAn) controls can multiplex stored and real-time. The examples below demonstrate the four fundamental bus-management functions that can be performed with the LVTH16652. Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW-to-HIGH transitions at the appropriate Clock Inputs (CPABn, CPBAn) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEABn and OEBAn. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.
Real-Time Transfer Bus B to Bus A
Storage
OEAB1 OEBA1 CPAB1 CPBA1 SAB1 SBA1 L L X X X L
OEAB1 OEBA1 CPAB1 CPBA1 SAB1 SBA1 X L L H X H X

X
X X X
X X X
Real-Time Transfer Bus A to Bus B
Transfer Storage Data to A or B
OEAB1 OEBA1 CPAB1 CPBA1 SAB1 SBA1 H H X X L X
OEAB1 OEBA1 CPAB1 CPBA1 SAB1 SBA1 H L H or L H or L H H
www.fairchildsemi.com
4
74LVTH16652
Absolute Maximum Ratings(Note 2)
Symbol VCC VI VO IIK IOK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value -0.5 to +4.6 -0.5 to +7.0 -0.5 to +7.0 -0.5 to +7.0 -50 -50 64 128 64 128 -65 to +150 Output in 3-STATE Output in HIGH or LOW State (Note 3) VI < GND VO < GND VO > VCC Output at HIGH State VO > VCC Output at LOW State Conditions Units V V V mA mA mA mA mA C
Recommended Operating Conditions
Symbol VCC VI IOH IOL TA t/V Supply Voltage Input Voltage HIGH-Level Output Current LOW-Level Output Current Free-Air Operating Temperature Input Edge Rate, VIN = 0.8V-2.0V, VCC = 3.0V -40 0 Parameter Min 2.7 0 Max 3.6 5.5 -32 64 85 10 Units V V mA mA C ns/V
Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 3: IO Absolute Maximum Rating must be observed.
5
www.fairchildsemi.com
74LVTH16652
DC Electrical Characteristics
T A = -40C to +85C Symbol Parameter VCC (V) VIK VIH VIL VOH Input Clamp Diode Voltage Input HIGH Voltage Input LOW Voltage Output HIGH Voltage 2.7 2.7-3.6 2.7-3.6 2.7-3.6 2.7 3.0 VOL Output LOW Voltage 2.7 2.7 3.0 3.0 3.0 II(HOLD) II(OD) II Bushold Input Minimum Drive Bushold Input Over-Drive Current to Change State Input Current Control Pins Data Pins IOFF IPU/PD IOZL IOZH IOZH+ ICCH ICCL ICCZ ICCZ+ ICC Power Off Leakage Current Power up/down 3-STATE Output Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current Power Supply Current Power Supply Current Power Supply Current Power Supply Current Increase in Power Supply Current (Note 6)
Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than VCC or GND.
Min
Max -1.2
Units
Conditions II = -18 mA VO 0.1V or VO VCC - 0.1V IOH = -100 A IOH = -8 mA IOH = -32 mA IOL = 100 A IOL = 24 mA
V V V V
2.0 0.8 VCC - 0.2 2.4 2.0 0.2 0.5 0.4 0.5 0.55 75 -75 500 -500 10 1 -5 1 100 100 -5 5 10 0.19 5 0.19 0.19 0.2
V
IOL = 16 mA IOL = 32 mA IOL = 64 mA VI = 0.8V VI = 2.0V (Note 4) (Note 5) VI = 5.5V VI = 0V or VCC VI = 0V VI = VCC 0V VI or VO 5.5V VO = 0.5V to 3.0V VI = GND or VCC VO = 0.0V VO = 3.6V VCC < VO 5.5V Outputs HIGH Outputs LOW Outputs Disabled VCC VO 5.5V, Outputs Disabled One Input at VCC - 0.6V Other Inputs at VCC or GND
3.0 3.0 3.6 3.6 3.6 0 0-1.5V 3.6 3.6 3.6 3.6 3.6 3.6 3.6 3.6
A A
A
A A A A A mA mA mA mA mA
Dynamic Switching Characteristics
Symbol VOLP VOLV Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL
(Note 7)
TA = 25C Min Typ 0.8 -0.8 Max Units V V Conditions CL = 50 pF RL = 500 (Note 8) (Note 8)
VCC (V) 3.3 3.3
Note 7: Characterized in SOIC package. Guaranteed parameter, but not tested. Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.
www.fairchildsemi.com
6
74LVTH16652
AC Electrical Characteristics
TA = -40C to +85C Symbol Parameter CL = 50 pF, RL = 500 VCC = 3.3V 0.3V Min fMAX tPHL tPLH tPHL tPLH tPHL tPLH tPZL tPZH tPLZ tPHZ tPZL tPZH tPLZ tPHZ tS tH tW tOSHL tOSLH Maximum Clock Frequency Propagation Delay CPAB or CPBA to A or B Propagation Delay Data to A or B Propagation Delay SBA or SAB to A or B Output Enable Time OE to A Output Disable Time OE to A Output Enable Time OE to B Output Disable Time OE to B Setup Time Hold Time Pulse Width Output to Output Skew (Note 9) A or B before CPAB or CPBA, Data HIGH A or B before CPAB or CPBA, Data LOW A or B before CPAB or CPBA, Data HIGH A or B before CPAB or CPBA, Data LOW CPAB or CPBA HIGH or LOW 150 1.3 1.3 1.0 1.0 1.0 1.0 1.0 1.0 1.6 2.0 1.3 1.3 1.3 1.3 1.2 2.0 0.5 0.5 3.3 1.0 1.0 4.8 5.1 4.5 4.4 4.9 4.8 4.9 4.8 5.6 5.4 5.0 4.8 5.5 5.6 Max VCC = 2.7V Min 150 1.3 1.3 1.0 1.0 1.0 1.0 1.0 1.0 1.6 2.0 1.3 1.3 1.3 1.3 1.5 2.8 0.0 0.5 3.3 1.0 1.0 5.4 5.6 5.1 4.7 5.5 5.4 5.8 5.8 6.1 6.1 5.4 5.4 6.2 6.3 Max MHz ns ns ns ns Units
ns ns ns ns ns ns ns
Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Capacitance (Note 10)
Symbol CIN CI/O Parameter Input Capacitance Input/Output Capacitance Conditions VCC = Open, VI = 0V or VCC VCC = 3.0V, VO = 0V or VCC Typical 4 8 Units pF pF
Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.
7
www.fairchildsemi.com
74LVTH16652
Physical Dimensions inches (millimeters) unless otherwise noted
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide Package Number MS56A
www.fairchildsemi.com
8
74LVTH16652 Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 9 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com
www.fairchildsemi.com

▲Up To Search▲

Price & Availability of 74LVTH16652

	To Download 74LVTH16652 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .